

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
(Case No. 01-52)

First Named Inventor:

Antony Davies, Chienkuang Chen
and Ling Wang

Serial No.: 10/006,559

Filed: December 3, 2001

Title: Digital Phase Locked Loop with Phase Selector
having Minimized Number of Phase Interpolators

Group Unit: 2631

Examiner:

RECEIVED

FEB 15 2002

Technology Center 2600

Asst. Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

TRANSMITTAL LETTER

In regard to the above identified application:

1. We are transmitting herewith the attached Information Disclosure Statement and copies
of references cited; Form PTO-1449; and postcard

2. With respect to additional fees:

A. No additional fee is required.
 B. Attached is a check in the amount of \$_____.

3. CERTIFICATE OF MAILING UNDER 37 CFR § 1.8: The undersigned hereby certifies that this Transmittal Letter and the paper, as described in paragraph 1 hereinabove, are being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Asst. Commissioner for Patents, Washington, D.C. 20231 on this 5th day of February, 2002.

By Monica H. Choi
Monica H. Choi
Reg. No. 41,671



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
(Case No. 01-52)

First Named Inventor:)
Antony Davies, Chienkuang Chen,)
and Ling Wang)
Serial No.: 10/006,559) Group Unit: 2631
Filed: December 3, 2001)
Title: Digital Phase Locked Loop with Phase Selector) Examiner:
having Minimized Number of Phase Interpolators)
)

RECEIVED

FEB 15 2002

Technology Center 2600

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Pursuant to 37 C.F.R. §§ 1.97 - 1.98, the Applicants wish to make the following documents of record in the above-identified application. This Information Disclosure Statement is in compliance with the duty of candor as set forth in 37 C.F.R. § 1.56. Copies of the documents cited below are enclosed. These documents are also listed on the enclosed PTO Form 1449.

In the judgment of the undersigned, portions of the listed documents may be material to the patentability of the presently pending claim. However, the documents have not been reviewed in sufficient detail to make any other representation and, in particular, no representation is intended as to the relative importance of any portion of the documents. This

statement is not a representation that the listed documents have effective dates early enough to be "prior art" within the meaning of 35 U.S.C. § 102 or § 103.

List of Cited References

RECEIVED
FEB 15 2002
Technology Center 2600

I. Patents

<u>Patent No.</u>	<u>Title</u>	<u>Inventors</u>
5,604,775	Digital Phase Locked Loop having Coarse and Fine Stepsize Variable Delay Lines	Saitoh et al.
6,122,336	Digital Clock Recovery Circuit with Phase Interpolation	Anderson

II. Other

<u>Title</u>	<u>Publication Date</u>	<u>Relevant Pages</u>
Clock Data Recovery Circuit Associated with Programmable Device Circuitry (PCT Publication No. WO 01/69837 A2)	09/20/2001	

Respectfully Submitted,

Date: February 5, 2002

By:



Monica H. Choi
Reg. No. 41,671
Attorney for Applicant(s)
Law Office of Monica H. Choi
P.O. Box 3424
Dublin, OH 43016-0204
(614) 789-0240

CERTIFICATE OF MAILING



The undersigned hereby certifies that the foregoing INFORMATION DISCLOSURE STATEMENT is being deposited in the United States Postal Service, as first class mail, postage prepaid, in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231 on this 5th day of February, 2002.

RECEIVED

FEB 15 2002

Monica H. Choi
Technology Center 2600

Monica H. Choi
Reg. No. 41,671

FORM PTO-1449 (Rev. 2-32)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No.	Serial No.
		01-52	10/006,559
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Applicant: Antony Davies et al.	
(Use several sheets if necessary)		Filing Date:	Group:
		December 3, 2001	2631

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number							Date	Name	Class	Subclass	Filing Date if Appropriate
	5	6	0	4	7	7	5	02/18/97	Saitoh et al.	375	376	09/29/95
	6	1	2	2	3	3	6	09/19/00	Anderson	375	371	09/11/97

FOREIGN PATENT DOCUMENTS

		Document Number	Date	Country	Class	Subclass	Translation	
							Yes	No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.).

			PCT Publication No. WO 01/69837 A2, published September 20, 2001, Clock Data Recovery Circuit Associated with Programmable Logic Device Circuitry				

EXAMINER	DATE CONSIDERED
----------	-----------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.